Three SiN offset spacers were compared in terms of gate-edge metamorphoses (GEM) of a TaSiN/HfSiON gate stack. From the edge-emphasized C-V characteristics and g m,max -1 -L g plots, low-temperature, Cl-free SiN offset spacer was found to minimize the fixed charge in HfSiON on the gate edges and to keep the long-channel properties in the shortest channel. As a result, a significantly higher drive current was obtained with the low-temperature, Cl-free SiN offset spacer in short channel MOSFETs.
shift clearly represents the GEM in TaSiN/HfSiON stack. The shift, however, is not observed for Poly-Si/HfSiON stack ( Fig. 4 (C) ).
The inverse of the maximum transconductance g m,max is plotted against L g in Fig. 5 (a) . Each g m,max -1 -L g curve is characterized by three parameters; the slope ρ for large L g , the y-intercept g m,max,0 -1 extracted from a linear extrapolation with ρ at L g =0 nm, and L GEM with saturated g m,max even though L g decreases. Since ρ represents the channel resistance, the parallel straight lines means the same long-channel properties. The offset g m,max,0 -1 is the parasitic resistance that is attributed to the channel edges and the outside of the channel, such as S/D resistance and contact resistance. Since the three devices differs only in their spacers, the difference in g m,max,0 reflects the channel-edge properties.
The smallest g m,max,0 -1 and L GEM is obtained by FET with MS-SiN (MS), so its drivability outstands especially in short-channel devices. Judging from the fact that MS curve is linearly extended to the smallest L g , it is found that MS does not improve the short-channel properties, but that it just keeps the long-channel properties in a shorter one. This least damaging nature is estimated to be derived from the Cl-free composition and the low-temperature process [5] . The roll-off characteristics are shown in Fig. 6 . Although V th for MS (V th,MS ) is smaller than V th,HCD at L g <200 nm, MS does not suffer from a severer SCE. Shift in φ m on the gate edges does not decrease g m,max . EOT increase or D it enhances SCE. So we speculate that the GEM or the parasitic resistance is mainly due to the fixed charge in high-k on the gate edges that simultaneously increases V th , decreases g m,max , and keeps the subthreshold swing comparable to the other. Fig. 7 shows I d -V g curves for TaSiN/HfSiON. The difference is negligibly small for L g =10 μm while that both in V th and I d is clearly observed for L g =80 nm. This excellent short-channel drivability for MS is also proved by I d -V d curves in Fig. 8. Fig. 9 shows I on -I off plots for the three offset spacers. Because of the excellent drivability in short channels, about 30 % gain of I on at the same 10 -9
A/μm of I off is obtained by the MS.
Conclusion
Metal/high-k MOSFETs with a low-temperature, Cl-free SiN offset spacer is promising for its significantly higher drivability in short-channel devices by minimizing gate-edge metamorphoses. References 
